




ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER (ACIA)

The MC6850 Asynchronous Communications Interface Adapter provides the data formatting and control to interface serial asynchronous data communications information to bus organized systems such as the MC6800 Microprocessing Unit.

The bus interface of the MC6850 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. A programmable Control Register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation three control lines are provided. These lines allow the ACIA to interface directly with the MC6860L 0-600 bps digital modem.

- Eight and Nine-Bit Transmission
- Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Programmable Control Register
- Optional $\div 1$, $\div 16$, and $\div 64$ Clock Modes
- Up to 500 kbps Transmission
- False Start Bit Deletion
- Peripheral/Modem Control Functions
- Double Buffered
- One or Two Stop Bit Operation

MC6850 ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER BLOCK DIAGRAM




MC6850
1.0 MHz
MC68A50
1.5 MHz
MC68B50
2.0 MHz

MOS

(N-CHANNEL, SILICON-GATE)

ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER



L SUFFIX
CERAMIC PACKAGE
CASE 716

NOT SHOWN: P SUFFIX
PLASTIC PACKAGE
CASE 708

ORDERING INFORMATION

Speed	Device	Temperature Range
1.0 MHz	MC6850P, L	0 to +70°C
	MC6850CP, CL	-40 to +85°C
MIL-STD-883B MIL-STD-883C	MC6850BJCS	-55 to +125°C
	MC6850CJCS	-55 to +125°C
1.5 MHz	MC68A50P, L	0 to +70°C
	MC68A50CP, CL	-40 to +85°C
2.0 MHz	MC68B50P, L	* 0 to +70°C

©MOTOROLA INC., 1978

DS 9493 R1

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	Vdc
Input Voltage	V _{in}	-0.3 to +7.0	Vdc
Operating Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Thermal Resistance	θ _{JA}	120 60	°C/W
	Plastic Ceramic		

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V ± 5%, V_{SS} = 0, T_A = 0 to 70°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage	V _{IH}	V _{SS} + 2.0	—	V _{CC}	Vdc
Input Low Voltage	V _{IL}	V _{SS} - 0.3	—	V _{SS} + 0.8	Vdc
Input Leakage Current (V _{in} = 0 to 5.25 Vdc)	I _{in}	—	1.0	2.5	μAdc
Three-State (Off State) Input Current (V _{in} = 0.4 to 2.4 Vdc)	I _{TSI}	—	2.0	10	μAdc
Output High Voltage (I _{Load} = -205 μAdc, Enable Pulse Width ≤ 25 μs) (I _{Load} = -100 μAdc, Enable Pulse Width ≤ 25 μs)	V _{OH}	V _{SS} + 2.4 V _{SS} + 2.4	— —	— —	Vdc
Output Low Voltage (I _{Load} = 1.6 mAdc, Enable Pulse Width ≤ 25 μs)	V _{OL}	—	—	V _{SS} + 0.4	Vdc
Output Leakage Current (Off State) (V _{OH} = 2.4 Vdc)	I _{LOH}	—	1.0	10	μAdc
Power Dissipation	P _D	—	300	525	mW
Input Capacitance (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	C _{in}	—	10 7.0	12.5 7.5	pF
Output Capacitance (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	C _{out}	—	—	10 5.0	pF
Minimum Clock Pulse Width, Low (Figure 1)	PW _{CL}	600	—	—	ns
Minimum Clock Pulse Width, High (Figure 2)	PW _{CH}	600	—	—	ns
Clock Frequency	f _C	—	—	500 800	kHz
Clock-to-Data Delay for Transmitter (Figure 3)	t _{TDD}	—	—	1.0	μs
Receive Data Setup Time (Figure 4)	t _{RDSU}	500	—	—	ns
Receive Data Hold Time (Figure 5)	t _{RDH}	500	—	—	ns
Interrupt Request Release Time (Figure 6)	t _{IR}	—	—	1.2	μs
Request-to-Send Delay Time (Figure 6)	t _{RTS}	—	—	1.0	μs
Input Transition Times (Except Enable)	t _{r, t_f}	—	—	1.0*	μs

* 1.0 μs or 10% of the pulse width, whichever is smaller.

BUS TIMING CHARACTERISTICS

Characteristic	Symbol	MC6850		MC68A50		MC68B50		Unit
		Min	Max	Min	Max	Min	Max	
READ (Figures 7 and 9)								
Enable Cycle Time	t _{cycE}	1.0	—	0.666	—	0.500	—	μs
Enable Pulse Width, High	PW _{EH}	0.45	25	0.28	25	0.22	25	μs
Enable Pulse Width, Low	PW _{EL}	0.43	—	0.28	—	0.21	—	μs
Setup Time, Address and R.W valid to Enable positive transistion	t _{AS}	160	—	140	—	70	—	ns
Data Delay Time	t _{DDR}	—	320	—	220	—	180	ns
Data Hold Time	t _H	10	—	10	—	10	—	ns
Address Hold Time	t _{AH}	10	—	10	—	10	—	ns
Rise and Fall Time for Enable input	t _{Er, t_f}	—	25	—	25	—	25	ns
WRITE (Figures 8 and 9)								
Enable Cycle Time	t _{cycE}	1.0	—	0.666	—	500	—	μs
Enable Pulse Width, High	PW _{EH}	0.45	25	0.28	25	0.22	25	μs
Enable Pulse Width, Low	PW _{EL}	0.43	—	0.28	—	0.21	—	μs
Setup Time, Address and R/W valid to Enable positive transition	t _{AS}	160	—	140	—	70	—	ns
Data Setup Time	t _{DSW}	195	—	80	—	60	—	ns
Data Hold Time	t _H	10	—	10	—	10	—	ns
Address Hold Time	t _{AH}	10	—	10	—	10	—	ns
Rise and Fall Time for Enable input	t _{Er, t_f}	—	25	—	25	—	25	ns



MOTOROLA Semiconductor Products Inc.



Advance Information

MICROPROCESSOR WITH CLOCK

The MC6808 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip.

The MC6808 is completely software-compatible with the MC6800 as well as the entire M6800 family of parts. Hence the MC6808 is expandable to 65K words.

This very cost-effective MPU allows the designer to use the MC6808 in consumer as well as industrial applications without sacrificing industrial specifications.

- On-Chip Clock Circuit
- Software-Compatible with the MC6800
- Expandable to 65K words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability

MC6808


MOS

(N-CHANNEL, SILICON-GATE,
DEPLETION LOAD)

MICROPROCESSOR WITH CLOCK




L SUFFIX
CERAMIC PACKAGE
CASE 715



P SUFFIX
PLASTIC PACKAGE
CASE 711

FIGURE 1 - TYPICAL MICROPROCESSOR INTERFACE



PIN ASSIGNMENT

1	VSS	Reset	40
2	Halt	EXTAL	39
3	MR	XTAL	38
4	IRQ	E	37
5	VMA	VSS	36
6	NMI	VCC	35
7	BA	R/W	34
8	VCC	D0	33
9	A0	D1	32
10	A1	D2	31
11	A2	D3	30
12	A3	D4	29
13	A4	D5	28
14	A5	D6	27
15	A6	D7	26
16	A7	A15	25
17	A8	A14	24
18	A9	A13	23
19	A10	A12	22
20	A11	VSS	21

This is advance information and specifications are subject to change without notice.

©MOTOROLA INC 1979

AD1-906